Get a Quick Online Quote: Register or Login

Via Tenting Principles in PCB Layouts

Via tenting is the application of soldermask to encase or seal the via’s opening. A via is essentially a hole drilled into the PCB that facilitates connections between multiple PCB layers. An untented via, on the other hand, remains uncovered by a soldermask layer. The decision to expose or cover these vias carries both advantages and disadvantages contingent upon your specific design and manufacturing requirements.

tented vias zoom
untented vias zoom

Tented via (left) and untented via (right) of a board showing the differences in soldermask covering the vias.

Understanding Soldermask Fundamentals

Soldermask typically takes the specific form of Liquid Photo Imageable (LPI). LPI soldermask is a curable two-part compound applied through a screen printing process onto the PCB through UV, oven, or heat.

It is then subjected to UV curing to achieve a durable finish. This soldermask serves as a crucial physical barrier, safeguarding the PCB's copper layers. It boasts a high electrical isolation rating, typically around 2.5 × 1012 Ω.

The Rationale for Via Covering with Soldermask

The primary role of a PCB's soldermask is to shield the copper traces from potential damage, oxidation, and solder bridging. This safeguarding extends to the vias as well. Tenting vias enhances their resistance to physical damage and electrical shorts.

For PCB designs incorporating through-hole components to be wave soldered, tented vias prevent solder from flowing into the via and causing short circuits on the opposite side of the PCB. Vias situated near SMT (Surface Mount Technology) pads should also be tented to prevent solder paste from wicking into the via, leading to suboptimal solder joints. This is especially crucial for BGA (Ball Grid Array) designs employing "dogbone" escape routing.

Tented vias also prevent entire pads from being exposed under BGA, which creates a higher risk for a short because excess solder can flow from the pad to the via.

Read more about reflow soldering here.

vias under BGA
A BGA component on a 12-layer board requiring vias for nearly every single pin.
These vias must be tented given the close proximity to pads and risk for solder bridges.

Via Tenting Drawbacks

Nonetheless, tenting vias does present certain downsides. Because the LPI soldermask is a liquid, it needs to bridge the gap over the via hole, potentially leaving a small opening. This opening could permit corrosive flux, moisture, or other chemicals to infiltrate the via, posing a risk of copper corrosion. This concern is lessened, but not eliminated, by the prevalence of "no clean" flux in SMT assembly compared to corrosive "water clean" flux.

Leaving vias exposed without soldermask does not imply that the copper is exposed to the environment. The exposed vias are plated with the PCB's surface finish.

ENIG and ENEPIG finishes will coat the interiors of exposed vias with gold, guarding against corrosion and damage. During the prototyping phase, exposed vias can be extremely beneficial for troubleshooting, trace adjustments, and ad-hoc test points.

Read more about PCB surface finishes here.

vias closeto pads
Vias, when left untented, may have a risk for bridging solder next to pads
Shown above: one pad is a test point that is to be hand-soldered, another pad is from a resistor)

Chemical Issues with Tented Vias & Barrel Relief

When soldermask is applied to holes, it can trap and leave chemicals in the hole. Tented vias can also have tent breaks, leading trapped chemicals to seep in and also get trapped. This is why manufacturers employ a technique called “barrel relief”, where the majority of the pad is tented but the two barrel holes are left exposed on both sides of the PCB. Both the ENIG and ENEPIG surface finishes will plate inside of the holes and prevent additional chemicals from getting trapped inside.

If barrel relief is only applied to one opening of the PCB, instead of both, chemicals can still get trapped in the hole similar to the way a cup holds water. Trapped, corrosive chemicals may eat away at the hole wall and create an open circuit. To prevent long-term reliability issues, manufacturers apply the barrel relief to avoid exposing the entire pad.

Barrel relief prevents the solder from wicking onto the holes when the vias are close to an SMT pad. The soldermask clearance for the via and SMT pad overlap, but the exposed copper area is protected due to the barrel relief.

If tented from both sides, there's still technically some air trapped between the two tents. This air can sometimes expand at assembly potentially leading to the broken tent issue and the trapping of flux. Also, this air in space applications can expand, which is considered outgassing. Any type of contaminants that were in there, can cause critical issues when settling on adjacent image sensors or other sensors in space.

vias under component
A large component that contains many vias underneath. Although the component doesn't have any kind of thermal pin/pad underneath, there is still risk that some solder can wick to an untented via underneath a component and get missed during the visual inspection of a part.

Conclusion

So, the pivotal question remains: should you tent your vias or leave them exposed?

For long-term PCB reliability and enhanced manufacturability, it is generally advisable to fully encase the vias, preventing moisture and fluids from entering. Corrosive and trapped liquids cause copper corrosion while tent breaks can also lead to trapped, harmful chemicals. Tented vias, and those created with barrel relief, can help prevent these prevalent issues.

However, the cost-effectiveness of this approach can be a concern when simpler solutions are readily available. Smaller vias are more amenable to effective tenting, with a threshold typically around 15-mil diameter.

Vias larger than 15 mils should be left exposed, relying on the surface finish for sealing. Ensure that vias under BGA components or those adjacent to SMD pads are tented, while those further away can often remain exposed in your PCB design.

Get your PCBs Built-Fast.

Contact us for a PCB quote
or call us at 1-800-SFC-5143

PCB Assembly Drawings: Polarities, Pin1 & Anode/Cathode Markings

PCB School

PCB Assembly Drawings: Polarities, Pin1 & Anode/Cathode Markings

The Essential Guide to PCB Assembly Drawings: Understanding Polarities, Pin1 Marking & Anode/Cathode Markings. Learn more about understanding the XY File, component locations, & polarized component orientations.

Read More

PCB Insertion Loss

PCB School

PCB Insertion Loss

This article explores insertion loss: its properties, how loss occurs throughout a signal path in a system, and things we can do to minimize it.

Read More

PCB Dimensional & Thermal Stability

PCB School

PCB Dimensional & Thermal Stability

There are a number of factors to consider with the mechanical aspects of a PCB. In this article, we are going to dive into the various ways a PCB designer can help to deliver a board meeting mechanical and thermal requirements while staying competitive on cost.

Unnecessarily tight constraints on the board will be a cost driver. Meanwhile, an insufficient set of physical parameters leaves the potential for a board that does not meet the necessary requirements in the field.

One's goal is to find the sweet spot between precision and price. Believe it or not, that is possible to do.

Read More

How Do You Manage Copper Pads, Copper Traces, & Planes in High-Load Applications?

PCB School

How Do You Manage Copper Pads, Copper Traces, & Planes in High-Load Applications?

At what point is a load considered high voltage or high current, and what does that mean for the PCB design process? There are several factors that must be considered when specifying components and laying out a PCB for these kinds of conditions. Here's what you need to know to properly manage copper pads, copper traces, an copper planes.

Read More

Serpentine Routing–Function Over Form in PCB Routing

PCB School

Serpentine Routing–Function Over Form in PCB Routing

Is Serpentine Routing a good choice for your next PCB project? Signal integrity is very important in digital and analog systems. The routing of your PCB plays an important role in helping to increase performance by keeping signals in sync. A few minor disasters in your routing can lead to a major disaster. Learn more about why serpentine routing may be the right choice for you.

Read More

The Past, Present, & Future of Microelectronics & PCB Production

PCB School

The Past, Present, & Future of Microelectronics & PCB Production

As new electronic devices are developed and more features need to be added, the space on a PCB becomes even more important. And as devices need to be smaller and smaller due to consumer demand, PCBs have to be dense to fit all the components. Which is why proper use of microelectronics best-practices in PCB production (design/layout, fabrication & PCB assembly) ensures devices function well even with reduced form factors.

Read More

San Francisco Circuits, Inc.

1660 S Amphlett Blvd #200
San Mateo,CA 94402
Toll-Free: (800)732-5143
E-mail: sales@sfcircuits.com

 NIST LogoITAR Compliance Seal  IPC International, Inc. Membership Seal SAM

San Francisco Circuits - San Diego

3914 Murphy Canyon Rd., Suite A244
San Diego, CA 92123
Local: (858)576-7202

Follow us

Twitter Logo Facebook Logo LinkedIn Logo

©Copyright 2005 - 2024 - San Francisco Circuits, Inc. - All rights reserved

Latest News

02-21-2024

Via tenting is the application of soldermask to encase or seal the via’s opening. A via is essentially a hole drilled into the PCB that facilitates connections between multiple PCB layers. An untented via, on the other hand, remains uncovered by a soldermask layer. The decision to expose or cover these vias carries both advantages and disadvantages contingent upon your specific design and manufacturing requirements.

Read more

11-30-2023

The Essential Guide to PCB Assembly Drawings: Understanding Polarities, Pin1 Marking & Anode/Cathode Markings. Learn more about understanding the XY File, component locations, & polarized component orientations.

Read more

User Login